The Cooperative Analog and Digital Signal Processing (CADSP) laboratory has used the Cadence tools for an intelligent audio processing project funded by National Semiconductor.Integrated systems for segmented locomotion are being built in the Neuromorphic Systems Laboratory, with funding from the National Science Foundation.The Microsystems Packaging Research Center is designing and building prototypes, which demonstrate next generation packaging technology developed at the center.They include the following, wide-ranging initiatives. The goal of the team is to design digital hardware which is highly resistant to reverse engineering and attack by malicious hardware insertions (hardware Trojans).Ĭadence software is being used in many research projects in the School of Electrical and Computer Engineering. Cadence tools are used by the Vertically-Integrated Projects (VIP) Secure Hardware Team.The designed projects may lead to Fabrication of test chips. All the projects (~12-15)Īre implemented using Cadence design tools including Virtuoso, Diva or Calibre DRC/LVS/Extraction and SoC encounter (for Auto Place/Route). ECE8893 (Digital System in Nanometer Nodes): In this course, each student defines his/her own design project ranging from digital system integration to low-level circuit techniques.In this course, Cadence tools are normally used to solve small scale design problems in Homework. ECE6430 (MOS Digital ICs): The MOS Digital IC course uses Virtuoso schematic/layout editor along with Spectre to teach students advanced concepts of digital circuit design.Baseband and time-domain simulations of analog front-ends and back-end circuits are performed. Standard device models are used in conjunction with Spectre and SpectreRF simulation in Cadence to design circuits for Ultra Wide-Band (UWB) applications. Cadence is used for design projects in the graduate course “Wireless IC Design” ( ECE6420). ECE 6414 (Analog Integrated System Design): Custom IC and Verification are utilized for projects involving deep brain stimulation, wireless cardiac monitoring and electrocardiogram monitoring.ECE 6133 (Physical Design Automation VLSI Systems): Encounter and Virtuoso for digital IC designs.A significant number of students in this class also uses Spectre simulation environment for design while a fraction of students uses HSPICE for simulations. IBM130nm, FreePDK45nm etc.) with aggressive voltage/frequency targets (~1GHZ at 0.8-1V supply). The design is performed at advanced technology nodes (e.g. For example, in last two years in the design project students are designing a three stage pipelined system – an SRAM array, a one-cycle Interconnect, and a fast adder – using Cadence tools in this course. The course uses Cadence Virtuoso as the only acceptable tool for a semester long design project in this course. ECE 6130/4130 (Advanced VLSI Systems): The Virtuoso schematic/layout editors and Diva/Calibre DRC/LVS/Extraction tools are used in this course to teach students advances concepts of digital system design using the NCSU Design Kit.The Cadence tools in this course introduces students to the basic VLSI design skills. The students uses the Cadence tools to design the schematic and the layout of individual units such as Adder, Register File, Decoders, etc.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |